Time-Interleaved $\Sigma\Delta$ Modulators for FPGAs
نویسندگان
چکیده
منابع مشابه
Time-Interleaved Continuous-Time Delta-Sigma Modulators
ABSTRACT In this thesis, a method of time-interleaving continuous-time delta-sigma modulators is investigated. The derivation of the modulator starting from a discrete-time timeinterleaved structure is presented. With various simplifications, the resulting modulator has only a single-path of integrators, making it robust to DC offsets. A third-order lowpass continuous-time time-interleaved delt...
متن کاملTime-Mode Signal Quantization for Use in Sigma-Delta Modulators
The rapid scaling in modern CMOS technology has motivated the researchers to design new analog-to-digital converter (ADC) architectures that can properly work in lower supply voltage. An exchanging the data quantization procedure from the amplitude to the time domain, can be a promising alternative well adapt with the technology scaling. This paper is going to review the recent development in t...
متن کاملtime-mode signal quantization for use in sigma-delta modulators
the rapid scaling in modern cmos technology has motivated the researchers to design new analog-to-digital converter (adc) architectures that can properly work in lower supply voltage. an exchanging the data quantization procedure from the amplitude to the time domain, can be a promising alternative well adapt with the technology scaling. this paper is going to review the recent development in t...
متن کاملError analysis for time-interleaved analog channels
Theinterleaved architectures are frequently employed in highspeed data converters and signal processing channels in order to achieve the highest possible speed. However. the performance of the combined channels is reduced if each channel is not well matched in terms of gain, converter offset and timing skew. In this paper. the errors introduced by gain and offset mismatch and timing skew is ana...
متن کاملAn Adaptive Synthesis Calibration Method for Time- Interleaved Sampling Systems
In a parallel time-interleaved data sampling system, timing and amplitude mismatches of this structure degrade the performance of the whole ADC system. In this paper, an adaptive blind synthesis calibration algorithm is proposed, which could estimate the timing, gain and offset errors simultaneously, and calibrate automatically. With no need of an extra calibration signal and redesign, it could...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Circuits and Systems II: Express Briefs
سال: 2014
ISSN: 1549-7747,1558-3791
DOI: 10.1109/tcsii.2014.2345293